Y Y Y Y
Edge-triggered 8-bit high speed register Parallel in and out Common clock and master reset
Connection Diagram
Dual-In-Line Package
TL F 9825 – .
This website uses cookies or similar technologies, to enhance your browsing experience and provide personalized recommendations. By continuing to use our website, you agree to our Privacy Policy
Download